We do both synthesizable RTL, as well as HDL code that is purely used for simulation and verification purposes. Properly partitioned RTL code can be easily retargeted across FPGA vendors and ASIC foundries. Proper code architecture and planning make this transition seamless and technology agnostic.